A Performance Based, Multi-process Cost Model For Solid Oxide Fuel Cells

Heather Kathleen Woodward

Worcester Polytechnic Institute

Follow this and additional works at: https://digitalcommons.wpi.edu/etd-theses

Repository Citation
https://digitalcommons.wpi.edu/etd-theses/436

This thesis is brought to you for free and open access by Digital WPI. It has been accepted for inclusion in Masters Theses (All Theses, All Years) by an authorized administrator of Digital WPI. For more information, please contact wpi-etd@wpi.edu.
A PERFORMANCE BASED, MULTI-PROCESS COST MODEL FOR SOLID OXIDE FUEL CELLS

by

Heather Kathleen Woodward

A Thesis

Submitted to the Faculty

Of the

WORCESTER POLYTECHNIC INSTITUTE

in partial fulfillment of the requirements for the

Degree of Master of Science

in

Materials Science

May 2003

APPROVED:

Isa Bar-On, Professor of Mechanical Engineering
Advisor

Richard D. Sisson, Jr., Professor of Mechanical Engineering
Materials Science and Engineering, Program Head
Cost effective high volume manufacture of solid oxide fuel cells (SOFCs) is a major challenge for commercial success of these devices. More than fifteen processing methods have been reported in the literature, many of which could be used in various combinations to create the desired product characteristics. For some of these processes, high volume manufacturing experience is very limited or non-existent making traditional costing approaches inappropriate. Additionally, currently available cost models are limited by a lack of incorporation of device performance requirements. Therefore, additional modeling tools are needed to aid in the selection of the appropriate processing techniques prior to making expensive investment decisions.

This project describes the development of a SOFC device performance model and a manufacturing process tolerance model. These models are then linked to a preliminary cost model; creating a true multi-process, performance based cost model that permits the comparison of manufacturing cost for different combinations of three processing methods. The three processing methods that are investigated are tape casting, screen printing, and sputtering. This model is capable of
considering production volume, process tolerance and process yield, in addition to the materials and process details.

Initial comparisons were performed against processes used extensively within the solid oxide fuel cell industry and the cost results show good agreement with this experience base. Sensitivity of manufacturing costs to SOFC performance requirements such as maximum power density and operation temperature are also investigated.
# TABLE OF CONTENTS

Table of Contents........................................................................................................... i
List of figures.................................................................................................................... ii
Acknowledgments ............................................................................................................ v
Chapter 1: Introduction................................................................................................. 3
  1.1 Research Objectives......................................................................................... 3
  1.2 Literature Review............................................................................................ 5
    1.2.1 SOFC Architecture Review ............................................................. 7
    1.2.2 SOFC Materials Review................................................................. 10
    1.2.3 SOFC Manufacturing Processes Review....................................... 13
  1.3 Cell Testing Overview..................................................................................... 15
  1.4 Research Methodology................................................................................... 17
    1.4.1 Device Architecture......................................................................... 17
    1.4.2 Device Fabrication Flow and Processes ....................................... 18
    1.4.3 Cost Model Methodology............................................................... 23
Chapter 2. Device Performance Model................................................................. 30
  2.1 Model Derivation:......................................................................................... 31
  2.2 Results and Discussion.................................................................................. 41
Chapter 3. Process Tolerance Model ....................................................................... 52
  3.1 Process Tolerance Model Derivation.......................................................... 52
  3.2 Results and Discussion.................................................................................. 54
Chapter 4. Process Based Cost Model..................................................................... 68
  4.1 Process Based Cost Model Development.................................................... 68
    4.1.1 Introduction to Process Based Cost Models................................. 68
    4.1.2 Cost Model Methodology............................................................... 69
  4.2 Results and Discussion.................................................................................. 84
Chapter 5. Summary of Results ............................................................................ 94
Chapter 6. Recommended Future Work ............................................................... 95
### LIST OF FIGURES

<table>
<thead>
<tr>
<th>Number</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1.1</td>
<td>Diagram of Solid Oxide Fuel Cell (SOFC) Operation</td>
<td>6</td>
</tr>
<tr>
<td>Table 1.1</td>
<td>Summary of Architecture, Materials and Processing</td>
<td>9</td>
</tr>
<tr>
<td>Table 1.2</td>
<td>Summary of SOFC Manufacturing Processes</td>
<td>14</td>
</tr>
<tr>
<td>Figure 1.2</td>
<td>Example of Tafel Plot of Device Operation Voltage (V) vs Current Density (A/cm(^2)) at two operating temperatures, 700 and 800 °C</td>
<td>16</td>
</tr>
<tr>
<td>Figure 1.3</td>
<td>Example of Tafel Plot of Device Power Density (W/cm(^2)) vs Current Density (A/cm(^2)) at two operating temperatures, 700 and 800 °C</td>
<td>16</td>
</tr>
<tr>
<td>Figure 1.4</td>
<td>SOFC Cell Architecture, materials and geometries used in this analysis.</td>
<td>17</td>
</tr>
<tr>
<td>Figure 1.5</td>
<td>Diagram of the manufacturing flow used in this analysis</td>
<td>18</td>
</tr>
<tr>
<td>Figure 1.6</td>
<td>PVD-Sputtering Chamber Diagram</td>
<td>20</td>
</tr>
<tr>
<td>Figure 1.7</td>
<td>Diagram of a Tape Casting System [61]</td>
<td>21</td>
</tr>
<tr>
<td>Figure 1.8</td>
<td>Screen Printing Overview Diagram [62,63]</td>
<td>22</td>
</tr>
<tr>
<td>Figure 1.9</td>
<td>Flow diagram of cost model analysis</td>
<td>23</td>
</tr>
<tr>
<td>Figure 2.1</td>
<td>Natural Log of the Ionic Resistivity as a Function of Temperature</td>
<td>40</td>
</tr>
<tr>
<td>Table 2.1</td>
<td>Cell Parameters used in Performance Model</td>
<td>41</td>
</tr>
<tr>
<td>Figure 2.2</td>
<td>Calculated versus Experimental Maximum Power Densities</td>
<td>43</td>
</tr>
<tr>
<td>Figure 2.3</td>
<td>Maximum Power Density versus Anode Thickness varying Operation Temperatures (°C), electrolyte thickness fixed at 10um</td>
<td>45</td>
</tr>
<tr>
<td>Figure 2.4</td>
<td>Device Operation Temperatures (°C) versus Anode Thickness varying Maximum Power Densities (W/cm(^2)), electrolyte thickness fixed at 10um</td>
<td>46</td>
</tr>
<tr>
<td>Figure 2.5</td>
<td>Maximum Power Density versus Electrolyte Thickness across varying Operation Temperatures (°C) at a fixed Anode Thickness of 1mm</td>
<td>48</td>
</tr>
<tr>
<td>Figure 2.6</td>
<td>Device Operating Temperature versus Electrolyte Thickness at varying Power Densities (W/cm(^2)) using an anode thickness of 1mm</td>
<td>49</td>
</tr>
<tr>
<td>Figure 2.7</td>
<td>Operating Temperature versus Maximum Power Density at varying Electrolyte Thickness (um) using an Anode Thickness of 1mm</td>
<td>50</td>
</tr>
<tr>
<td>Figure 3.1</td>
<td>Tape Casting: Green Film %Stdev vs. Film Thickness (um) varying constants A,B per Table 1</td>
<td>56</td>
</tr>
</tbody>
</table>
Figure 3.2. Screen Printing (50x50cm cell): Film %Stdev vs. Film Thickness (um) varying constants A,B per Table 1. .................56
Figure 3.3. Sputtering: Film %Stdev vs. Film Thickness (um) varying constants A,B per Table 1..............................................................57
Figure 3.4 Tape Casting: Process Yield Loss as a function of film thickness over process maturity.....................................................59
Figure 3.5 Screen Printing (250 cm^2 cell): Process Yield Loss as a function of film thickness over process maturity. ............60
Figure 3.6 Sputtering: Process Yield Loss as a function of Film Thickness over process maturity.....................................................61
Figure 3.7 Tape Casting: Cell Process Yield vs. Device Operation Temperature Range, Maximum Power Density = 1.0 W/cm^2 ......64
Figure 3.8 Screen Printing: Cell Process Yield vs. Device Operation Temperature Range, Maximum Power Density = 1.0 W/cm^2 ......64
Figure 3.9 Sputtering: Cell Process Yield vs. Device Operation Temperature Range, Maximum Power Density = 1.0 W/cm^2 ......65
Figure 3.10 Tape Casting: Cell Process Yield over Device Maximum Power Density Range (W/cm^2), Device Operating Temp = 650 °C65
Figure 3.11. Screen Printing: Cell Process Yield over Device Maximum Power Density Range (W/cm^2), Device Operating Temp = 650 °C66
Figure 3.12. Sputtering: Cell Process Yield over Device Maximum Power Density Range (W/cm^2), Device Operating Temp = 650 °C........66
Figure 4.1 Diagram of Cost Model Methodology........................................70
Figure 4.2 Primary and Secondary User Inputs ........................................72
Figure 4.3 Layer thickness tolerance calculations ..................................74
Figure 4.4 Diagram of Materials Calculations .......................................76
Figure 4.5 Layer Process Calculations ...................................................78
Figure 4.6 Cell Sintering Calculations ....................................................80
Figure 4.7 Final Output Calculations.....................................................81
Figure 4.8 Diagram of Sensitivity Analysis Calculations ..........................83
Figure 4.9. At Equipment Setup: Cell per-piece cost vs. Device Maximum Power Density Range, Device Operation temp = 650 oC........88
Figure 4.10. During Process Optimization: Cell per-piece cost vs. Maximum Power Density range, Device Operation Temperature = 650 oC........................................89
Figure 4.11. At Process Maturity: Cell per-piece cost vs. Maximum Power Density Range, Device Operation Temperature = 650 oC.................90
Figure 4.12. At Equipment Setup: Cell per-piece cost vs. Operation Temperatures, Maximum Power Densities = 1.0 Wcm^2...........90
Figure 4.13. During Process Optimization: Cell per-piece cost vs Operation Temperature Range, Maximum Power Density =1W/cm^2.................................................................91
Figure 4.14. At Process Maturity: Cell per-piece cost vs. Operation Temperature Range, Maximum Power Density =1W/cm$^2$.............92
ACKNOWLEDGMENTS

The author wishes to thank Dr. Isa Bar-On for her tireless support during the process of developing the ideas presented in this thesis, especially during the extended process of completing the thesis. I would also like to recognize Jeffery Fadden for his support of this graduate degree during my career at Intel, and Gregory Hagg, for his continuing support and encouragement.

I would also like to gratefully acknowledge the assistance of my MIT 3.57 teammates in developing the preliminary SOFC cost model: Ashley Predith, Justin Sanchez and Stephan Schmidt, as well as the MIT 3.57 professors, Dr. Randy Kirchain and Dr. Joel Clark. Also, I would like to thank Mark Koslowske for his assistance in cost model development and verification of performance and tolerance models.

I would also like to recognize my parents, Les and Marcia Muncaster, and David Benson and Teresa McMullin for their enthusiasm and encouragement.

This thesis is dedicated to my wonderful and always amazing son, Nicholas Dale Hagg.
CHAPTER 1: INTRODUCTION

1.1 RESEARCH OBJECTIVES

The success of SOFC technology depends on producing a cost competitive product within performance specifications that match or exceed those of other alternative energy sources.

Immaturity of the current SOFC technology has severely limited the ability of current market analyses and cost estimation techniques to determine SOFC cost and performance viability. These techniques require comprehensive, well-established process and cost models to forecast per piece costs and market growth at predicted revenue. At the current state of the SOFC manufacturing processes, these models are not available, hampering the availability of forecasts, and limiting the accuracy of investor risk assessments. As a result, corporate and government investment in SOFC process and manufacturing improvements, necessary to develop low cost processes for high performance SOFC devices, has been limited to small scale research studies centered around SOFC material characterization for cell performance optimization.

The substantial resource investment necessary to insure an eventual commercially viable SOFC power system will only occur following the development of accurate cost models and revenue forecasts for SOFC high-volume manufacturing. These cost models, in turn, depend on
development of comprehensive SOFC processing models and industry specified device SOFC performance requirements.

Low cost, practical SOFC manufacturing can be based on processes currently designed for capability within high-volume fabrication and automated production processes, such as those used in the microelectronics and materials manufacturing industry. Information detailing SOFC materials characterization, device performance and processing alternatives is available in abundance through the literature [1,2]. This information can be used in conjunction with available high volume microelectronics processing information to build detailed SOFC high volume process models.

Using this technique, the prediction and estimation of SOFC device performance characterization and process integration are at the highest risk for accuracy. The semiconductor and materials manufacturing models for high volume manufacturing are based on mature processes and process integration based on years of device performance characterization. Research information available for SOFC materials and processes can provide an initial starting point. However, optimization of SOFC processes to develop accurate these models will require additional processing experience as well as definition of industry standard SOFC device performance requirements.

It is the goal of this work to use available research data to integrate cell performance requirements and manufacturing process capabilities into a single SOFC high volume manufacturing cost model. This cost model will be a powerful tool enabling accurate prediction of per piece cell costs as a function of cell performance requirements and process variation prior to major equipment-based capital investment. As process
and performance requirements mature, these models can be used to highlight areas for process and performance optimization resulting in the greatest cost savings. This paper reports only a preliminary effort in this direction. It is expected that the model will be refined with the availability of further data.

1.2 LITERATURE REVIEW

Solid Oxide Fuel Cells, or SOFCs, are electrochemical devices which combine hydrogen fuel with oxygen to produce electric power, heat and water. A solid oxide fuel cell (SOFC) consists of three main components, or layers: the anode, cathode, and electrolyte layers. H₂, often derived from a hydrocarbon fuel source, is transported through the porous anode. O₂, usually from ambient air, is transported through the porous cathode. An electrochemical reaction occurs in which H⁺ ions are transported through the electrolyte, resulting in the production of water as well as free electrons, creating current flow through an external circuit, or load, as depicted in Figure 1.1 [5].
A main focus of investigation has been the optimization of SOFC cell performance at reduced (<800 °C) operation temperature to enable use of less-costly materials for cell interconnect and system components [5,7]. The areas of optimization have been concentrated in the area of reduction of SOFC internal resistances through two methods: 1) the reduction of electrolyte layer thicknesses to 5-10um [6] and 2) the use of electrolyte materials [8] with high ionic and electrical conductivities. Additional research has been done investigating anode and cathode layer thickness variation, material characterization [9-12,19] and component porosity [20] on performance at reduced operation.
temperature. The following sections represent a review of research into these areas as presented in the literature.

1.2.1 SOFC Architecture Review

One of the major challenges in the SOFC design is the choice of the method of structural support. Four types of structural supports are currently evaluated in the literature: Anode Supported, Cathode Supported, Electrolyte Supported and Substrate Support. The support structure refers to the thickest, and mechanically strongest layer, onto which the other layers are bonded.

Each design has its benefits and shortcomings [9-20]: anode and cathode supported designs exhibit lower activation polarization at lower operating temperatures, but higher concentration polarization due to increased gas transport resistance. Electrolyte supported designs, while providing greater device reliability are favorable only at high operating temperatures (900-1100 °C) due to the increased ohmic resistance of electrolyte materials at lower operating temperatures. Within the substrate supported design, the substrate can be very thick and is non-electrochemically active, enabling very thin component layers, but requiring additional manufacturing process, increasing overall cell cost. Additionally, substrate supported designs continue to require gas transport through the substrate, compounding polarization losses at the electrode bonded to the substrate.

The anode supported cell has been improved to give very high power density (up to 1.2 Wcm-2 at 770°C) and reliable process for laboratory-scale manufacture - an important achievement for reducing stack cost [22].
This optimized anode supported design has a thick (1mm) anode which acts as the supporting structure. The electrolyte and cathode are very thin in comparison, 10um and 50um respectively, reducing operation temperatures to within a range of 600 to 750 °C. The anode, cathode and electrolyte are made from ceramic materials to withstand these operating temperatures. The ceramic cell is then held between metal interconnecting plates, or interconnects, that act as air and gas flow plates as well as the electrical connection between each cell. Interconnects for stacks operating in these reduced temperatures are often constructed from less expensive, stainless steel interconnects.

Even at reduced operating temperatures of 600-750 °C, SOFCs operate at significantly higher temperatures than other fuel cells. One of the advantages of this higher operating temperature is that the SOFC does not need an external reformer to make hydrogen. Hydrogen can be produced through a catalytic reforming process either directly inside the cell or external to the cell in the hot zone [21,23]. This use of direct reforming means that SOFCs can be used anywhere natural gas, propane or other hydrocarbon sources are available.

Table 1.1 provides a summary of company architecture, materials and processes used as detailed in the literature.
<table>
<thead>
<tr>
<th>Company/Organization</th>
<th>Lit Source</th>
<th>Design Type</th>
<th>Electrolyte</th>
<th>Anode</th>
<th>Cathode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Siemens</td>
<td>[24], [25]</td>
<td>Tubular</td>
<td>ZrCl4, YCl3, YSZ</td>
<td>Ni-YSZ</td>
<td>LSM/8YSZ</td>
</tr>
<tr>
<td>Honeywell (Allied Signal)</td>
<td>[22]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>SOFC (Cermatec/McDermott)</td>
<td>[22]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>CFCL</td>
<td>[22], [26]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Rolls Royce</td>
<td>[27]</td>
<td>Hybrid planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Salzer &amp;</td>
<td>[22], [24]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>OTU, Utrecht</td>
<td>[22], [28]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Charpentier, et al (France)</td>
<td>[29]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>China</td>
<td>[30]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Georgia tech</td>
<td>[31]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Univ of Penn</td>
<td>[32]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Hart</td>
<td>[33], [27]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Univ of Mo-Rolla</td>
<td>[34]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Germany</td>
<td>[35]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Lang, et al</td>
<td>[36]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Okumura, et al, 2000</td>
<td>[37]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>CGO/GDC</td>
<td>[38]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Novotech</td>
<td>[39]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Berkeley labs</td>
<td>[40]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Japan</td>
<td>[41], [42]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>Japan</td>
<td>[41], [42]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
<tr>
<td>China</td>
<td>[43]</td>
<td>Planar</td>
<td>Ni-YSZ</td>
<td>&lt;200um</td>
<td>screen printing</td>
</tr>
</tbody>
</table>

Table 1.1 Summary of Architecture, Materials and Processing
1.2.2 SOFC Materials Review

1.2.2.1 Electrolyte Materials

For more than 90 years, zirconia has been well known as an oxygen conductor at temperatures above 800 °C [35, 5]. Additionally, zirconia’s extremely low electronic conductivity has made this material especially suited for as a solid electrolyte for oxygen sensors and for fuel cells. Cubic Zirconia (Z$_2$O$_3$), stabilized with 8-9 mol% Y$_2$O$_3$ (YSZ) is a proven solid electrolyte, exhibiting predominantly ionic conductivity over a wide range of oxygen partial pressures [35, 3,4]. YSZ is, by far, the most popular material used as an SOFC electrolyte material.

The ionic conductivity of YSZ (0.02 S/cm at 800 °C and 0.1 S/cm at 100 °C) is comparable with that of liquid electrolytes, and it can be made very thin (25-50 μm) [5, pp166]. A small amount of alumina may be added to the YSZ to improve its mechanical stability. Tetragonal phase zirconia has also been added to YSZ to strengthen the electrolyte structure so that thinner materials can be produced.

Other zirconia based and ceria based electrolyte materials such as scandium stabilized zirconia (ScZ) and Gadolinium doped Ceria (GdC) and Bismuth Yttrium Oxide (BYO) have been investigated [44, 45, 22]. These materials exhibit ionic conductivities that are 3-5 times higher than YSZ material, enhancing device performance at <700 °C operating temperatures and enabling thicker electrolyte layers [22]. However, these alternate materials exhibit poor stability at low oxygen partial pressures,
impacting their suitability for use in a variety of SOFC applications [5 pp166]. For instance, doped ceria electrolytes exhibit significant electronic conductivity at low oxygen partial pressures, limiting their use as SOFC electrolytes below 700 °C. Ceria based electrolytes are also often used as additives to enhance the performance of SOFC cathodes and anodes [46].

1.2.2.2 Cathode Materials
The choice of cathode material depends on the target application, the specific ceramic electrolyte material, the desired operating temperature, and the electrochemical cell design and fabrication methods used [46, 47]. Cathodes are manufactured as a porous structure to allow rapid mass transport of reactant and product gases [5, pp167].

Perovskite-structured lanthanum strontium manganite (LSM) and lanthanum calcium manganite (LCM) are the most often used materials as they offer excellent thermal expansion match with zirconia electrolytes and provide good performance at operating temperatures above 800°C [46]. At lower operating temperatures in the 600 to 800°C range, alternative perovskite-structured ceramic electrode materials can be used. These include lanthanum strontium ferrite (LSF), lanthanum strontium cobalt ferrite (LSCF), lanthanum strontium manganese ferrite (LSMF), praseodymium strontium manganite (PSM), and praseodymium strontium manganese ferrite (PSMF).

Studies have indicated that excess (>10%) Mn in the LSM material improves device performance for layers formed at high sintering temperatures (>1200 °C) [34]. XRD investigation at the LSM/electrolyte
interface for YSZ electrolytes indicates Mn is effective in decreasing the pyrochlore (La$_2$Zr$_2$O$_7$) phase at the LSM/YSZ interface, reducing resistance at that interface.

Additionally, materials exhibiting p-type conducting perovskite structures have been investigated. These materials provide mixed ionic and electronic conductivity, important for low temperature operation, as the polarization of the cathode increases significantly as the SOFC temperature is lowered [5, pp168].

1.2.2.3 Anode Material
SOFC anodes are fabricated from composite powder mixtures of electrolyte material (i.e. YSZ, GDC, or SDC) and nickel oxide (the nickel oxide subsequently being reduced to nickel metal prior to operation)[46, 47]. Ni has also been chosen as an anodic material due to its high electrical conductivity and stability under chemically reducing and part reducing conditions [5]. The presence of nickel can be used to advantage as an internal reforming catalyst, and provides a mechanism for internal fuel reformed directly on the anode [5, pp164]. The NiO/YSZ anode material is most often used for applications with YSZ electrolyte material, whereas NiO/SDC and NiO/GDC anode materials are best suited for ceria-based electrolyte materials. Standard anode materials are formulated with nickel contents equivalent to 43 volume % nickel metal (after reduction of nickel oxide to nickel metal) [46]. The composite powders are produced with surface areas matched to the requirements of the specific fabrication method used in making the SOFCs. For example, composite anode powders can be provided with
surface areas of 15-20 m$^2$/gram for screen printing, 5-10 m$^2$/gram for tape casting [46].

The anode is manufactured with high porosity (20-40%) so that mass transport of reactant and product gases is not inhibited [5, pp167]. Some anodic polarization loss occurs at the interface between the anode and the electrolyte and bi-layer anodes are being investigated in an attempt to reduce this effect [5, pp167].

1.2.3 SOFC Manufacturing Processes Review

At least 15 different processes have been suggested to enable cost-effective, high volume manufacturing of SOFCs [15]. A summary of specific processing techniques used is given in Table 1.2. Tape casting, screen printing, electrochemical vapor deposition (EVD), thermal spraying and RF sputtering are the most widely employed at present, but spray pyrolysis [16], laser deposition and electrophoretic deposition [17, 18] are also being considered [15]. It is important to note that each of these processes has been reported to produce at least one operating cell in a laboratory setting. The challenge becomes predicting economic viability of a process in a cost challenged high volume manufacturing setting. Control of process variability for process parameters such as material thickness, in-film defect levels, material dopant concentrations and porosity, becomes critical to insure cell performance within end of line specifications.
<table>
<thead>
<tr>
<th>Process</th>
<th>Source</th>
<th>Materials</th>
<th>Cost</th>
<th>Pros</th>
<th>Cons</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electrochemical vapor deposition (EVD)</td>
<td>15, 48, 49, 50, 51</td>
<td>YSZ, cermet anodes</td>
<td>High Cost</td>
<td>widely used in microelectronics + SOFCs, produces uniform, adherent films, good conformity</td>
<td>high reaction temp, precursor corrosiveness, low dep rates</td>
</tr>
<tr>
<td>Pulsed laser deposition</td>
<td>15, 57</td>
<td>YSZ</td>
<td>High Cost</td>
<td>can deposit almost any material, intermediate dep temperatures</td>
<td>film cracking, uneven deposition (islands, depressions) reported</td>
</tr>
<tr>
<td>RF Sputtering</td>
<td>15, 51</td>
<td>YSZ</td>
<td>High Cost</td>
<td>good film conformality, material deposition flexibility, good deposition rate control, low substrate dep temps</td>
<td>thermal cracking during annealing</td>
</tr>
<tr>
<td>Plasma Spraying</td>
<td>54, 56, 36, 55, 37</td>
<td>YSZ, NiO, LCO, LSM, SSZ</td>
<td>Moderate Cost</td>
<td>multi-layer devices by single spray process, dense films, porosity controlled, high dep rates</td>
<td>more process optimization needed for good porosity control of LCO, LSM</td>
</tr>
<tr>
<td>Screen Printing</td>
<td>15, 51</td>
<td>YSZ, Ni-cermet, ZrO2</td>
<td>Moderate Cost</td>
<td>multi-layer deposition, deposition on porous or dense substrates, good film porosity control</td>
<td>minimum deposited thickness ~10um post sintering, film uniformity issues</td>
</tr>
<tr>
<td>Tape calendering</td>
<td>15, 51, 58</td>
<td>YSZ</td>
<td>Moderate Cost</td>
<td>multi-layer deposition capability, can be deposited on porous or dense substrates</td>
<td>crack formation</td>
</tr>
<tr>
<td>Electrophoretic deposition</td>
<td>15, 58, 18, 31, 17</td>
<td>YSZ, CGO, LSGM, LSCF</td>
<td>Moderate Cost</td>
<td>little substrate shape restriction, manufacturability, dense film, fast dep rate, good control</td>
<td>inhomogeneous thickness, cracking observed when thickness exceeded 50-100um (more obvious in YSZ)</td>
</tr>
<tr>
<td>Tape Casting</td>
<td>15, 58, 51</td>
<td>YSZ, Ni-cermet, LSM</td>
<td>Low Cost</td>
<td>robust technology, manufacturability, multi-layer techniques can be used</td>
<td>crack formation, not for thin film &lt;25um deposition</td>
</tr>
<tr>
<td>Slurry Coating</td>
<td>15, 51</td>
<td>YSZ</td>
<td>Low Cost</td>
<td>robust technology, good dense film</td>
<td>crack formation risk, although not reported</td>
</tr>
<tr>
<td>Sol-gel</td>
<td>15, 52, 31, 53</td>
<td>YSZ, LSM</td>
<td>Low Cost</td>
<td>create fine structure and high density films, sintering at lower temps (600-1400deg C), low deposition rates for very thin films, good film thickness control</td>
<td>process has to be repeated multiple times to get final thickness, crack formation during drying, low temperature sintering</td>
</tr>
</tbody>
</table>

Table 1.2. Summary of SOFC Manufacturing Processes
1.3 CELL TESTING OVERVIEW

Currently, only basic standards for cell testing exist in the literature. Laboratory testing apparatus and procedures may vary considerably, increasing the complexity of device performance benchmarking.

During a typical testing procedure, electrode current collectors are placed against the cathode and anode. Hydrogen is bubbled through water and is circulated past the anode. Ambient air is circulated past the cathode. Output voltage (V) and current density (A/cm$^2$) are measured using a known applied electronic load. Output voltage is plotted against the measured current density. Power density (W/cm$^2$) is calculated and plotted against current density.

Device operating temperature control is achieved by placing test cells in a closed furnace and ramping temperature setpoints during testing. Alternatively, device operating temperature may be measured by placing a thermocouple on the surface of the operating cell.

Examples of device performance plots, or Tafel Plots, are shown in Figure 1.2-1.3. Performance curves are shown for two operating temperatures, 700 and 800 °C.

Cell performance is reported as a maximum power density (W/cm$^2$) with respect to cell operating temperature. For instance, in the example performance graphs in Figure 1.2-1.3, the maximum power density for the cell is .75 W/cm$^2$ at 700 °C and 1.1 W/cm$^2$ at 800 °C.
Figure 1.2. Example of Tafel Plot of Device Operation Voltage (V) vs Current Density (A/cm$^2$) at two operating temperatures, 700 and 800 °C.

Figure 1.3. Example of Tafel Plot of Device Power Density (W/cm$^2$) vs Current Density (A/cm$^2$) at two operating temperatures, 700 and 800 °C.
1.4 RESEARCH METHODOLOGY

1.4.1 Device Architecture

Within the scope of this research, two planar SOFC architectures are currently investigated: anode supported and electrolyte supported cell geometries, as shown in Figure 1.4. For this preliminary investigation, standard materials are used and outlined in this figure.

![SOFC Device Architecture](image)

**Figure 1.4. SOFC Cell Architecture, materials and geometries used in this analysis.**
1.4.2 Device Fabrication Flow and Processes

The manufacturing flow modeled within this cost model is outlined in Figure 1.5. This flow consists of 1) tape casting of the cathode and anode layers 2) deposition of the electrolyte on either the cathode or anode layer and 3) co-sintering of the anode, cathode and electrolyte layers. The electrolyte deposition processes are varied to allow direct comparison between processes. Three processes were selected for this analysis based on the cost and thin film capability of the processes. The processes used in this analysis are sputtering, screen printing and tape casting.

Figure 1.5. Diagram of the manufacturing flow used in this analysis
**Sputtering**, or PVD, is a process used widely in the semiconductor industry to deposition very thin (<1um) films. The sputtering process consists of Argon gas introduced into a high vacuum chamber as shown in Figure 1.6. A radio frequency (RF) plasma is generated in the chamber, directing the argon atoms toward a target consisting of the deposition material. Atoms of the deposition material are ejected from the target by a momentum transfer process [15]. These atoms are re-deposited onto the deposition substrate surface. The process continues until the desired thickness of the deposition (target) material has been re-deposited on the substrate surface. Equipment and material costs for the sputtering process are typically very high depending process capability requirements. Film deposition capability and film quality for sub-micron films is very good.
Figure 1.6. PVD-Sputtering Chamber Diagram
**Tape Casting** is a process used throughout the ceramic industry for producing high quality, inexpensive film substrates. As shown in Figure 1.7, the tape casting equipment consists of a carrier tape, slip hopper and doctor blade. As the carrier tape moves below the doctor blade, the ceramic slip, a suspension of the deposition material incorporated with a binder material, is deposited on the carrier tape. The distance from the tip of the doctor blade as well as the carrier tape speed determines the film thickness. Although tape casting is a very cost effective process, process capability for films less than 5um is marginal, with very little documented high volume manufacturing of less than 3um films.

**Figure 1.7. Diagram of a Tape Casting System [61]**
**Screen Printing**, is a process by which an “ink” consisting of a suspension of the deposition material and binder is forced through a fine wire mesh, or printing frame, depositing the ink on the substrate surface. An example of screen printing equipment and the printing frame are shown in Figure 1.8. Screen printing is a moderately priced process, with good process capability for 3-5μm films.

**Figure 1.8 Screen Printing Overview Diagram [62,63]**
1.4.3 Cost Model Methodology

The cost model analysis consists of three steps as outlined in Figure 1.9: 1) the use of a device performance model to calculate the required film thickness tolerances for a given operating temperature, maximum power density and performance tolerances for each of these parameters, 2) the calculation of the process yield at each layer for the required film thicknesses tolerances and 3) the overall cost to produce a cell using data provided by steps 1) and 2).

**Figure 1.9. Flow diagram of cost model analysis**


13.

component thickness,” Journal of Power Sources 93 (2001) pp.130-
140.
15. Will, J., Mitterdorfer, A., Kleinlogel, C., Perednis, D., Gaukler, L.J.,
“Fabrication of thin electrolytes for second-generation solid oxide
fabrication process for solid oxide fuel cells using novel plasma
17. Zhitomirshky, I., Petric, A., “Electrophorectic deposition of ceramic
materials for fuel cell applications,” Journal of the European
“Electrophorectic Deposition of Zirconia on porous Anodic
pp.503-512.
microstructure on activation and concentration of polarizations in
21. [D14] WWW.globalte.com/fcmore-mail.htm
Density Solid Oxide Fuel Cells with Nanostructured Electrodes,”
Quarterly Technical Report to Contract Number DE-AC26-
The Environmental Impact of Manufacturing Planar and Tubular
10-26.
Planar Solid Oxide Fuel Cells: The Austrian Experience and
supported thin electrolyte film solid oxide fuel cells at 800 °C and
39. Xia, C., Miu M., “Low-temperature SOFCs based on Gd$_{0.1}$Ce$_{0.9}$O$_{1.95}$ fabricated by dry pressing,” Solid State Ionics 144 (2001) pp. 249-255.


60. Xia, C., Liu, M., “Low-temperature SOFCs based on Gd\text{2+y}Ce\text{0.5}O\text{1.95} fabricated by dry pressing,” Solid State Ionics 144 (2001) 249-255.
61. www.cranfield.ac.uk/sims/materials/processing/tcintro.htm
63. www.dek.com/homepage.nsf/dek/screenprint_medium.html
CHAPTER 2. DEVICE PERFORMANCE MODEL

Definition of Terms:

\[ P = \text{power density (W/cm}^2\) \]
\[ i = \text{current density (A/cm}^2\) \]
\[ i_o = \text{effective exchange current density (A/cm}^2\) \]
\[ V = \text{Voltage (Volts)} \]
\[ E_o = \text{open circuit voltage (Volts)} \]
\[ R = \text{gas constant (J/mol deg)} \]
\[ T = \text{Temperature (K)} \]
\[ F = \text{Faraday constant (C/mol)} \]
\[ a = -\frac{RT}{4} \alpha F * \ln i_o \]
\[ b = -\frac{RT}{4} \alpha F \]
\[ p_o^{H_2} = \text{partial pressure of hydrogen at the anode/electrolyte interface (atm)} \]
\[ p_o^{H_2O} = \text{partial pressure of water vapor in the fuel (atm)} \]
\[ p_o^{O_2} = \text{partial pressure of oxygen in the oxidant (atm)} \]

\[ R_i = \text{area specific resistance of the electrolyte (Ohm cm}^2\) \]
\[ = R_e + R_{ct}^{\text{eff}} = \frac{l_e}{\sigma_e} + R_{ct}^{\text{eff}} \text{ where } R_{ct}^{\text{eff}} = \frac{BR_{ct}}{\alpha (1 - V_i)} \]

\[ i_a = \text{anode limiting current density (A/cm}^2\) \]
\[ D_{eff,a} = \text{effective diffusion coefficient on the anode side (cm}^2\text{s)} \]

\[ l_a = \text{anode thickness, cm} \]
\[ l_e = \text{electrolyte thickness, um} \]
\[ R_{ct} = \text{intrinsic (area specific) charge transfer resistance, (Ohm cm}^2\) \]
\[ \sigma_e = \text{ionic conductivity of the electrolyte (S/cm)} \]
\[ V_i = \text{layer porosity} \]
\[ B = \text{microstructural dimension (grain size of material) (um)} \]
2.1 MODEL DERIVATION:

There are several purely theoretical device performance models [3,1] in the literature as well as performance models where specific equation parameters such as ionic resistivity, current densities, and diffusion coefficients are derived from experimental data fitted to a theoretical model [2,4,5]. The goal of this work was to combine appropriate theoretical parameters and fitted parameters taken from the literature to create a **general polarization model** as a function of anode, cathode and electrolyte thickness.

This general model would be simplified by eliminating parameters or substituting constants for parameters where literature supported. This simplified polarization model could then be used to calculate the required layer thicknesses and thickness tolerances for given device operating temperatures and device maximum power density requirements.
2.1.1 General Polarization Model

The difference between actual and ideal operating voltage for a SOFC is known as polarization or over-potential. A general polarization model as a function of current density can be described using the following expression [3,4]:

\[ V(i) = V_0 - \eta_{ohm} - \eta_{act, \text{anode}} - \eta_{act, \text{cathode}} - \eta_{conc, \text{anode}} - \eta_{conc, \text{cathode}} \]

(1)

where:

- \( V_0 \) is the **reversible open circuit voltage**, expressed using the Nernst equation:

\[ V_0 = \frac{RT}{2F} \ln K - \frac{RT}{2F} \ln\left(\frac{P_{H_2}^{1/2}P_{O_2}}{P_{H_2O}}\right) \]

(2)

- \( \eta_{act, \text{anode}}, \eta_{act, \text{cathode}} \) represent the **activation losses** occurring due to the slowness of the reaction rate taking place on the surface of the electrode [4]. A proportion of the voltage generated is lost in driving the chemical reaction that transfers the electrons to or from the electrode.
Activation losses are modeled using two separate equations, depending on the level of polarization activation [3].

Under high activation polarization, the losses can be modeled by the Tafel equation:

\[
\eta_{\text{act}} = \text{activation polarization} = a + b \ln i \tag{3}
\]

where \( a = \frac{RT}{4\alpha F} \ln i_0 \) and \( b = \frac{RT}{4\alpha F} \).

Under low activation polarization, the losses can be modeled using the linear current potential relationship:

\[
\eta_{\text{act}} = \frac{RT}{n_e F i_0} i
\]

Within the model used in this analysis, high polarization concentrations are assumed, limiting the model accuracy at lower polarization concentrations.

\( \eta_{\text{ohm}} \) represents the **ohmic loss** resulting from the electrical resistance within the electrodes, primarily due to resistance to flow of electrons through the electrolyte.
material. The size of this loss is directly proportional to current flow, adjusted to units of current density:

\[ \eta_{ohm} = i R_{el} \]

where \( R_{el} = \text{electrolyte area specific resistance} \)

Modeling by Tanner[7], et al, indicates that the reaction zone is actually spread out into the electrode some distance from the electrolyte, electrode interface. Tanner defined an additional parameter, the effective charge transfer resistance, \( R^{\text{eff}}_{\text{ct}} \), in terms of microstructural parameters of the electrode, intrinsic charge transfer resistance, \( R_{ct} \), the ionic conductivity of the electrolyte, \( \sigma_{e} \), and the electrode thickness. Kim, et. al. shows that the reaction zone can be represented by the sum of the electrolyte area specific resistance, \( R_{el} \), and the effective charge-transfer resistance, \( R^{\text{eff}}_{ct} \) [2]:
\[ R_e = R_{ct} + R_{\text{eff}}^e = \frac{I_e}{\sigma} + R_{\text{eff}}^e \]  

where \( R_{\text{eff}}^e = \sqrt{\frac{BR_{ct}}{\sigma(1 - V_e)}} \)

\( \eta_{\text{conc, anode}}, \eta_{\text{conc, cathode}} \) represent the \textbf{concentration losses} resulting from the change in concentration of the reactants at the surface of the electrodes as the fuel is used \((4)\).

\[ \eta_{\text{conc, cathode}} = \frac{RT}{4F} \ln(1 - \frac{i}{i_{cs}}) \]  

\[ \eta_{\text{conc, anode}} = \frac{RT}{2F} \ln(1 - \frac{i}{i_{as}}) - \frac{RT}{2F} \ln(1 + \frac{p_{H_2}^0 i}{p_{H_2O}^0 i_{as}}) \]  

The \( i_{cs} \) and \( i_{as} \) terms represent the cathode and anode limiting densities which occur when the partial pressure of hydrogen at the anode or cathode/electrolyte interface is nearly zero. Both terms are related to the effective binary diffusion coefficients,
$D_{\text{eff,c}}$, for the cathode (between O2 and N2) and $D_{\text{eff,a}}$, for the anode (between H2 and H2O) as well as the electrode thicknesses, $l_c$ and $l_a$, as follows [1]:

$$i_{cs} = \frac{4Fp_0 D_{\text{eff,c}}}{(p - p_0^0)p RT_l c}$$

where $D_{\text{eff,c}} = \frac{V_{v,c}D_{O2 - N2}}{\tau_c}$ (8)

$$i_{as} = \frac{2Fp_0 D_{\text{eff,a}}}{RT_l a}$$

where $D_{\text{eff,a}} = \frac{V_{v,a}D_{H2 - H2O}}{\tau_a}$ (9)

Utilizing work by Kim, et. al. [1 , 2], equations 2-9 were substituted into equation (1) to relate the operating voltage, $V$, to the current density, $i$, as follows:

$$V(i) = E_o - iR_i - a - b \ln(i) + \frac{RT}{4F} \ln(1 - \frac{i}{i_{cs}}) + \frac{RT}{2F} \ln(1 - \frac{i}{i_{as}}) - \frac{RT}{2F} \ln(1 + \frac{p_{H2}^0 i}{p_{H2O}^0 i_{as}})$$

(10)
Equation (10) was further simplified by examining cell geometries used in this analysis. For anode and electrolyte supported cells, \( l_c \ll l_a \), and equation (10) is not sensitive to \( i_{as} \). As a result, equation (10) can be reduced to:

\[
V(i) = E_o - iR_i - a - b \ln(i) + \frac{RT}{2F} \ln(1 - \frac{i}{i_{as}}) - \frac{RT}{2F} \ln(1 + \frac{\rho_{H_2}^0}{\rho_{H_2O}^0 i_{as}})
\]  

(11)

and

\[
\frac{dV(i)}{di} = -R_i + \frac{b}{i} + \frac{RT}{4F} \left( 2 \left( \frac{2}{i_{as} - i} \right) + \frac{2}{\left( \rho_{H_2}^0 \rho_{H_2O}^0 i_{as} + i \right)} \right)
\]  

(12)

2.1.2 Power Density Model

The power density of a cell is given by:

\[
P(i) = iV(i)
\]  

(13)
In this analysis, our goal was to determine the maximum power density for a given range of current densities. To do this, equation (13) was differentiated with respect to $i$, and set equal to zero:

$$\frac{dP}{di} = i \frac{dV(i)}{di} + V(i) = 0,$$

(14)
Substituting equations (11) and (12) into equation (14) yields equation (15):

\[
\frac{dP}{di} = E_0 - 2iR_i - a + b(1 - \ln(i)) + \frac{RT}{2F} \left[ \frac{i}{i_{as} - i} \ln \left( 1 - \frac{i}{i_{as}} \right) + \frac{i}{i_{as}} \ln \left( 1 + \frac{i}{i_{as}} \right) \right] \left( \ln(1 + \frac{P_{H2}^0}{P_{H2}^{i_{as}}}) \right) = 0
\]

To determine the maximum power density for given set of cell parameters, Equation (15) is solved iteratively for \( i = i_{\text{max}} \). The value for \( i_{\text{max}} \) is then substituted into equation (11) to obtain the voltage \( V(i) \) at the maximum power density. \( V(i) \) and \( i_{\text{max}} \) are substituted in equation (13) to determine the maximum power density \( P(i) \).
4.1.3 Electrolyte Resistance Model

A linear model for electrolyte resistance was created using literature data from Mutsitami, et al [5]. Figure 2.1 represents the natural log of the electrolyte resistance as a function of temperature (°K) [5] for thin film YSZ. A linear fit of $\ln R = -0.0115(\text{Temp}) + 15.238$ is used in the performance model to calculate the electrolyte ionic resistivity of the YSZ as a function of temperature.

![Figure 2.1 Natural Log of the Ionic Resistivity as a Function of Temperature](image)

Figure 2.1 Natural Log of the Ionic Resistivity as a Function of Temperature
2.2 RESULTS AND DISCUSSION

Maximum power densities were calculated using the model and methodology outlined in Section 2.1. The basic assumptions used to simplify the model were 1) neglecting cathodic influences due to cell geometries as discussed in section

<table>
<thead>
<tr>
<th>Table 1: Parameters used in calculations</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Constants:</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Eo</td>
</tr>
<tr>
<td>R (gas constant)</td>
</tr>
<tr>
<td>F (Faraday constant)</td>
</tr>
<tr>
<td>poH2 (atm)</td>
</tr>
<tr>
<td>poH2O (atm)</td>
</tr>
<tr>
<td>alpha</td>
</tr>
<tr>
<td>lo (A/cm^2)</td>
</tr>
<tr>
<td>Deff (a) (cm^2/sec)</td>
</tr>
<tr>
<td>BRct/(1-Vv)</td>
</tr>
<tr>
<td><strong>Variables:</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>T (temp deg K)</td>
</tr>
<tr>
<td>Anode thickness (cm)</td>
</tr>
<tr>
<td>Electrolyte thickness (um)</td>
</tr>
<tr>
<td>i current density (A/cm^2)</td>
</tr>
</tbody>
</table>

Table 2.1 Cell Parameters used in Performance Model
2.1, 2) assuming operation at high polarization concentrations as discussed in section 2.1 and 3) setting material specific property parameters equal to constants or groups of constants as outlined in Table 2.1. The net effect of these assumptions on the general polarization model is a linearization of the Tafel performance curves as compared to curves generated by experimental data. The effect of these assumptions on the accuracy of the model in calculating maximum power density is tested against experimental results in Figure 2.2.

Figure 2.2 shows maximum power density results calculated compared to results from experimental data presented in references 1-2, 8-11. Correlation to the literature results is very good throughout the range of power densities, with an R-squared value of .9541.
In order to test the model against expected variable effects as well as aid in the understanding of the interactions between model variables, 2-dimensional graphs were created and are shown as Figures 2.3-2.7. These graphs are described in Sections 2.2.1-2.2.2.

2.2.1 Anode layer thickness variation effects

Figure 2.3 shows the decrease in maximum power density as anode thickness increases across a range of operation temperatures at a
constant electrolyte thickness of 10um. This relationship between power density and anode thickness is consistent with experimental results obtained by Kim, et al [1], and is due to the increase in the resistivity of the anode layer. Note that this effect decreases in intensity as the operation temperature is decreased and electrolyte layer resistance becomes the primary device performance limiter.

A similar effect is depicted in Figure 2.4, which shows the increase in operating temperature as anode thickness increases over a range of power densities. In this figure, anode thickness is shown to have a much more significant impact on device operating temperature at higher power densities. This effect is also to some extent represented in experimental data from Kim, et al, [1], and can be attributed to the decrease in anode current limited density as the anode thickness is reduced.
Figure 2.3 Maximum Power Density versus Anode Thickness varying Operation Temperatures (°C), electrolyte thickness fixed at 10um.
Figure 2.4 Device Operation Temperatures (°C) versus Anode Thickness varying Maximum Power Densities (W/cm²), electrolyte thickness fixed at 10um.
2.2.2 Electrolyte layer thickness variation effects

The variation in maximum power density and operating temperature as electrolyte thickness increases is shown, respectively, as Figures 2.5 and 2.6. This effect is shown across a range of temperatures (Figure 2.5) and power densities (Figure 2.6), with anode thickness held as a constant at 1mm. The non-linear nature of the decrease in maximum power density and increase in operating temperature as electrolyte thickness increases is due to the non-linear relationship between the electrolyte area specific resistance, $R_{el}$, the effective charge transfer resistance, $R_{ct}^{eff}$, and the electrolyte thickness. Note that this effect is consistent across the power density and the temperature range shown in the graph.

The overall electrolyte thickness variation impact to both maximum power density and operating temperature is shown in Figure 2.7. The most significant impact to both power density and operating temperature is seen at the lower electrolyte thicknesses. It can also be seen that at a constant operating temperature the power density for a given device can be manipulated through a large range of maximum power densities by decreasing the electrolyte thickness. Similarly, a constant maximum power density can be achieved across a wide range
of operating temperatures through manipulation of the electrolyte thickness.

Figure 2.5 Maximum Power Density versus Electrolyte Thickness across varying Operation Temperatures (°C) at a fixed Anode Thickness of 1mm.
Figure 2.6 Device Operating Temperature versus Electrolyte Thickness at varying Power Densities (W/cm²) using an anode thickness of 1mm.
Figure 2.7. Operating Temperature versus Maximum Power Density at varying Electrolyte Thickness (um) using an Anode Thickness of 1mm.
Sources:


CHAPTER 3.  PROCESS TOLERANCE MODEL

3.1. PROCESS TOLERANCE MODEL DERIVATION

For a given film deposition process, the film deposition rate will vary across the deposition surface. This variation can be measured by external measurement of film thickness at specific points across the deposition surface upon completion of the film deposition to the target thickness. For instance, if the target deposition thickness across a .3m substrate is 10um, once film deposition has completed, the film thickness may be measured incrementally across the substrate. From these measurements, a standard deviation, or film thickness tolerance, at the target film thickness can be determined.

\[
stddev = \sqrt{\frac{\sum_{i=1}^{n} (x_i - \bar{x})^2}{n-1}}
\]

where \( x_i \) = measured film thickness  
\( n \) = number of measurements  
\( \bar{x} \) = mean of all film thickness measurements

Film thickness tolerances for a given deposition process may vary greatly according to type of equipment, process setup and quality of precursor material. Equipment manufacturers often provide thickness standard deviation specifications formatted as a given film thickness
standard deviation over a thickness deposition range. For instance, over a range of 5-80um, an equipment manufacturer may specify that their equipment will produce films with less then +/-2 um standard deviations of film thickness for given processing conditions. The absolute standard deviation can be converted to a percentage of film thickness and fitted to a function in the following form:

\[ \%stddev = A \times (\text{FilmThickness})^{-B} \]  

(2)

where  
A= Film thickness standard deviation *100  
B= 1

The equipment manufacturer specified film thickness tolerances are based on a process optimized for a wide range of film thicknesses and are often well within the capabilities of the equipment. In practice, as process and equipment settings are optimized for a given film thickness target, typically the film thickness standard deviation can be reduced considerably. As this film thickness standard deviation is reduced at specified thickness, the model in equation 1 can be adjusted by reduction of the constants A and B to fit the new film thickness standard deviation setpoints.
3.2 RESULTS AND DISCUSSION

3.2.1 Standard Deviation Models

To fully understand process capability throughout process lifetime, process tolerance models were created at three time periods during the process lifetime: equipment setup, process optimization and at process maturity. Constants for equipment setup are based directly on equipment manufacturer specifications as noted. The film thickness standard deviation information available in the literature is used to derive constants for process optimization and process maturity. Analysis is done for three processes: tape casting, screen printing and sputtering. The constants used in the analysis at these three time periods are listed in Table 1.

Figure 3.1-3.3 model the % standard deviation as a function of film thickness for the processes using constants in Table 1.

<table>
<thead>
<tr>
<th></th>
<th>Equipment Setup</th>
<th>Process optimization</th>
<th>Fully Mature Process</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>Tape Casting</td>
<td>500 1</td>
<td>300</td>
<td>0.85</td>
</tr>
<tr>
<td>Screen Printing</td>
<td>300 1</td>
<td>125</td>
<td>0.9</td>
</tr>
<tr>
<td>Sputtering</td>
<td>100 1</td>
<td>15</td>
<td>0.6</td>
</tr>
</tbody>
</table>

Table 1. Constants A,B used in Figure 3.1.
Figure 3.1. Tape Casting: Green Film %Stdev vs. Film Thickness (um) varying constants A,B per Table 1.

Figure 3.2. Screen Printing (50x50cm cell): Film %Stdev vs. Film Thickness (um) varying constants A,B per Table 1.
Film thickness standard deviation specification as Film %stdev is modeled to decrease significantly as the process matures from Equipment setup through to process maturity for thinner film thicknesses. The greatest impact is seen at thinner film thickness setpoints, where greater opportunity typically exists for process optimization.

In practical application, a range of film thicknesses would be targeted for process optimization, and constants A,B derived through curve fit to process optimization results.
3.2.2 Process Yield Loss Calculation

The standard deviation is calculated at a nominal thickness using equation 2 and constants detailed in Table 1. The film thickness is assumed to be normally distributed, and the probabilities for the minimum and maximum acceptable film thicknesses are calculated based on the nominal thickness and standard deviation values. These probabilities are converted to a percentage upper and lower yield loss for each layer. Figure 3.4-3.6 show the variation in process yield for all three processes as a function of film thickness, varying constants A and B over process maturity. The allowable film thickness range is set to +/- 20% of the nominal thickness. Analysis is done for three processes: tape casting, screen printing and sputtering. All process show significant yield improvement over process lifetime.
Figure 3.4 Tape Casting: Process Yield Loss as a function of film thickness over process maturity.
Figure 3.5 Screen Printing (250 cm$^2$ cell): Process Yield Loss as a function of film thickness over process maturity.
Figure 3.6 Sputtering: Process Yield Loss as a function of Film Thickness over process maturity.
3.2.2 Device Performance Impact on Process Yield

Within the cost model, the device performance requirements ultimately determine process yields at each layer. As outlined in Chapter 2, as maximum power density requirements increase, thinner film thicknesses and tighter film thickness tolerances are required to meet these device performance goals.

Power density and temperature setpoints and tolerance ranges are used to calculate nominal, minimum and maximum layer thicknesses. The thickness tolerances for each layer are used to model processing yields for that layer. Cell processing yield are calculated by combining process yield for all layers. The overall impact of device performance tolerances on cell process yield or process lifetime is represented in Figures 3.7-3.12. These graphs represent cell processing yield using tape casting for anode and cathode layers, and the indicated process (tape casting, screen printing, sputtering) for electrolyte layers. A fixed 5% yield loss is assumed for cell the cell co-sintering process.

Figures 3.7-3.12 show the significant yield improvement over process lifetime for all processes. This improvement is shown to be greatest lower operation temperatures and higher power densities due to thinner film and tighter film thickness tolerance requirements.

Comparing the process yield for all three processes at lower operation temperatures and higher power densities indicates that although sputtering shows ~10% greater process yield during equipment setup, as
the tape casting and screen printing processes are optimized, process yields become more comparable. Process yield differences between all three process reduce to ~5% gap at 700 °C operating temperatures and 1 W/cm² operation temperatures.
Figure 3.7 Tape Casting: Cell Process Yield vs. Device Operation Temperature Range, Maximum Power Density = 1.0 W/cm$^2$

Figure 3.8 Screen Printing: Cell Process Yield vs. Device Operation Temperature Range, Maximum Power Density = 1.0 W/cm$^2$
Figure 3.9 Sputtering: Cell Process Yield vs. Device Operation Temperature Range, Maximum Power Density = 1.0 W/cm$^2$

Figure 3.10 Tape Casting: Cell Process Yield over Device Maximum Power Density Range (W/cm$^2$), Device Operating Temp = 650 °C
Figure 3.11. Screen Printing: Cell Process Yield over Device Maximum Power Density Range (W/cm²), Device Operating Temp = 650 °C

Figure 3.12. Sputtering: Cell Process Yield over Device Maximum Power Density Range (W/cm²), Device Operating Temp = 650 °C
Sources:

2. www.cicorel.ch/soldermaskrtr.htm
4.1 PROCESS BASED COST MODEL DEVELOPMENT

4.1.1 Introduction to Process Based Cost Models

Within a high volume manufacturing environment, there are many factors that contribute to end of line, per piece cost. These factors range from the direct purchasing costs for materials and equipment, equipment and building depreciation, energy usage, as well as cost resulting from employee wages and benefits. The complexity in creating a general, yet accurate, cost model greatly increases due to interactions and dependencies between variables.

For example, the per-piece material cost for a given production volume is a function of the amount of material used to produce each piece. The material amount is dependent not only on plate dimensions, but also on material characteristics and the type of processing used to produce the plates.

In a performance based cost model, plate dimensions are calculated from device performance requirements, increasing the complexity of the cost model. Therefore, in order to compute the amount of material used and subsequent per-piece material costs, several calculated (i.e. plate dimensions, scrap rates) as well as high level constant factors (i.e. materials and equipment costs).
materials costs, material characteristics, process characteristics, device performance requirements) must be known.

The major objectives of the preliminary cost model developed as part of this analysis were to provide accurate evaluation of SOFC production costs as a function of: 1) device performance requirements and 2) multiple, integrated fabrication processes. Secondary objectives included a user interface that would allow simplified, end-user customization of cost model inputs and the ability to perform multi-input sensitivity analyses.

4.1.2 Cost Model Methodology

The cost model was developed using a Microsoft Excel user interface with Visual Basic Macros used to perform calculations and sensitivity analysis.
A diagram of the cost model information flow is presented as Figure 4.1. In summary, the primary user inputs are specified within the cost model worksheet. The required device architecture in the form of individual component layer thickness tolerances are calculated based on the required specifications using the device performance model outlined in Chapter 2 of this thesis. Once the thickness tolerances are known, individual layer processing yields are calculated based upon the process tolerance model. These yields are used in conjunction with production volume to calculate individual layer as well as SOFC cell material and
equipment costs, production volume, required capacity, manufacturing cycle time and overall fabrication yield.

A detailed discussion of each portion of the cost model is presented in sections 4.1.2.1-4.2.1.7.

4.1.2.1 Cost Model Inputs
Our goal was to create an accurate, yet simplified, cost model, including as many significant cost factors as possible, without creating unnecessary complexity. A secondary objective was to also allow for continued simplified end-user customization of cost model inputs. To these ends, high level constant factors were designated as primary and secondary user inputs and were placed within the cost model so that they could be easily accessed and modified to accommodate end user customization and sensitivity analyses based around these factors.

These model inputs can be divided into two categories, 1) Primary user inputs – inputs controlling or heavily dependent on the number of parts produced, such as production volume, materials and equipment costs, performance requirements and 2) Secondary User inputs – inputs that may be fixed independently from production volume, such as wages and benefits, cost of building space, electricity costs, and the capital discount rates.

The primary and secondary user inputs used in this cost model analysis are detailed in Figure 4.2. The primary user inputs controlling number of parts produced include production volume, production capacity, and average order size. Device performance requirements, plate dimensions and nominal layer thicknesses are also considered to be primary user
inputs. Secondary user inputs include wage information, building and electrical costs and downtime estimations.

**Cost Model - Inputs**

**Primary User Inputs:**
- Production volume
- Production capacity
- Average order size
- Anode/Cathode/Electrolyte/Substrate:
  - Material
  - Process used
  - Plate dimensions
  - Layer nominal thickness
- Device Operating Temperature
- Device Maximum Power Density

**Other Inputs:**
- Direct Wages (w/benefits)
- Floor Space Multiplier
- Planned Downtime
- Planned Downtime (Unpaid)
- Shifts/Day
- Price of Electricity
- Base Shift Length
- Overhead Rate (Percent)
- Capital Recovery Rate

*Figure 4.2 Primary and Secondary User Inputs*
4.1.2.2 Cost Model Layer Thickness Tolerance Calculations

One of the most important aspects of a performance based cost model is the use of modeling techniques to determine the cost basis of performance requirements, i.e. determine the impact of the device performance requirements to per-piece cost. The 1st step in this analysis is to relate the performance requirements to materials and equipment costs through the calculation of the required layer thickness tolerances necessary to meet device performance requirements.

Layer thickness tolerances are calculated using the device performance model outlined in Chapter 2. The diagram of this model is shown in Figure 4.3. Note that in this analysis, electrolyte thickness is considered to be the primary effect for device performance and anode thickness a secondary effect. As a result, a nominal anode thickness is used to initially calculate the electrolyte thickness tolerances. Device operation temperature and a nominal anode thickness are entered into the performance model. Electrolyte thickness is incremented until the calculated power density is equivalent to the required power density. At that point, the electrolyte thickness is set to the calculated value. Minimum and maximum electrolyte and anode thickness requirements are determined in a similar manner, using minimum and maximum power density and operation temperature requirements as inputs. This provides the range of allowable variation for electrolyte and anode thicknesses to meet device operation temperature and power density requirements. The process yield is then calculated for each layer based on this variation using the process tolerance models as outlined in the next section.
Cost Model – Layer thickness calculations

Inputs:
- Operation Temperature
- Maximum Power Density
- Nominal Anode Thickness

Calculate Max Power Density ($P_{d_{\text{max}}}$) at $T_{x_{\text{calc}}}$

Inputs:
- Constants from Table 1.
- Layer thickness ($T_{x_{\text{calc}}}$) = 1um

Calculate $T_{x_{\text{calc}}}$ Min, Max based on Min, Max Power Density and Temperature Requirements

Set Layer Thickness = ($T_{x_{\text{calc}}}$)

Increment $T_{x_{\text{calc}}}$ +1um

Calculate Max Power Density ($P_{\text{d_{max}}}^\text{calc}$) at $T_{x_{\text{calc}}}$

$(P_{\text{d_{max}}}^\text{calc}) = (P_{\text{d_{max}}}^\text{reqd})$ ??

Figure 4.3 Layer thickness tolerance calculations
4.1.2.3 Cost Model Material Calculations

Per piece material costs are a function of the material costs (per weight) and the amount or weight of material that is used. Material costs are specified as part of the primary user inputs. The amount of material used to manufacture each piece is calculated using material characteristics, plate length and width dimension and layer thickness tolerances. To simplify the model, plate length and width dimension are also specified as part of the primary user inputs. Layer thickness tolerances are calculated using device performance requirements as outlined in section 4.1.2.2.
Cost Model – Materials Calculations

Layer Material Inputs

Search Material Info (per layer):
- Density
- Specific Heat
- $/kg
- Packing factor

Calculate (per layer, per plate):
- Material Volume
- Material Mass
- Surface Area
- Material Cost

Goto process calculations

Figure 4.4 Diagram of Materials Calculations
4.1.2.4 Individual Layer Process Calculations

One of the main goals of the cost model was to provide multi-process per-piece costing capability, i.e. per cell costs if individual layers are produced using different processes. To provide this capability in a simplified manner, each layer cost basis is calculated separately based on materials and process selection for that layer. Individual layer costs are later used to calculate per piece cell costs.

A diagram of the cost model flow for the layer process calculations is given as Figure 4.5. A template for each process is created that includes both processing and equipment specific parameters for that process as listed in this figure. Equipment specific parameters include equipment cost, equipment footprint, equipment maintenance costs, and equipment expected lifetimes. For processing specific parameters, process cycles times and the process yield model, as outlined in Chapter 3 of this thesis, are included as part of the template.

Process selection for each layer is done within the User Input worksheet of the cost model. Based on this process selection, layer specific process and equipment parameters are calculated using the information in the process/equipment template and production inputs. The calculated parameters are outlined in Figure 4.5 and include material inputs, processing rates, batch sizes and volumes, as well as the number of machines necessary to meet production volume. The layer processing yield for the selected material and process is also calculated and is used to adjust layer specific processing parameters to compensate for processing yield loss.
4.1.2.5 Cell Sintering Calculations

The sintering model is calculated on a per cell basis. A sintering template is created within the cost model that includes parameters specific to cell process sintering. The parameters are outline in Figure 4.6 and include equipment specific parameters, such as equipment cost, equipment foot print, and equipment maintenance costs. This template also includes process specific information such as processing cycle times...
and the process yield models. For this simplified cost model, a batch sintering process and a general sintering model is assumed.

The information in the sintering processing template is combined with production capacity and volume requirements and material and layer information to calculate the per cell sintering costs as outline in Figure 4.6. These cell sintering parameters include sintering processing rates, batch sizes, number of parallel sintering furnaces needed for capacity and labor needed to run the sintering equipment.
Figure 4.6 Cell Sintering Calculations

**Cost Model – Stack Sintering Calculations**

- **Layer Process Calcs**
  - Sintering Process Info (per equipment):
    - Equipment Cost
    - Equipment Footprint
    - Floor Space Multiplier
    - Floor Space
    - Power Rating
    - Maintenance Cost
    - **Cycle time**
    - Tool cost
    - Labor per station
    - Equipment life
    - Continuous processing
    - **Process tolerances**

- **Production inputs**
  - Calculate (per stack):
    - Processing Rate
    - Batch size
    - Batch Volume
    - Effective Cycle Time
    - Operating Time
    - Run-Time
    - Number of Parallel Machines in Use
    - Number of Machines for Capacity
    - Floor space
    - Labor
    - Total process investment
    - Yearly Process Cost

**most difficult information to obtain from literature/vendors**

Goto Final Output calculations
4.1.2.6 Final Output Calculations – Cell Cost

To develop the final result of per-piece cell costs, information is compiled from the previous sections. A diagram of the information flow is shown as Figure 4.7. Layer processing and cell sintering parameters are coupled with production inputs to determine overall final per piece costs as well as actuals for production yield, production capacities, production volumes, cycle and lead times required for production on a per-cell basis.
4.1.2.7 Sensitivity Analysis

One of the secondary goals of this analysis is the ability to perform automated sensitivity analysis of device performance specifications and processing techniques with respect to processing yields and cell per-piece costs. This sensitivity analysis is composed of a Visual Basic Macro that calculates processing yields and cell per-piece costs over a range of maximum power densities, operation temperatures, and processes. A diagram of the sensitivity analysis is shown as Figure 4.8.
Figure 4.8 Diagram of Sensitivity Analysis Calculations
4.2 RESULTS AND DISCUSSION

The cost model described in Section 4.1 was used to compare SOFC per-cell costs of the three processes used in this analysis: tape casting, screen printing and sputtering. Analyses were done over a range of maximum power densities at fixed operation temperatures of 650 °C, and across a range of temperatures using a fixed maximum power density of 1.0 W/cm². The assumptions used in this analysis include cell dimensions of 10x10 cm, tape casting used for anode and cathode production, cathode thickness set to a fixed value of 50um +/- 5um, maximum power density allowable variation +/- 1W/cm², operating temperature allowable variation of +/- 10 °C and a production volume of 500,000 cells per year. Results from this analysis are shown in Figures 4.9 - 4.14 at three different points in process lifetimes: at equipment setup, during process optimization, and at process maturity. Using this model, mean cell costs of $7.00 per-cell were calculated for a 100cm² cell at .8W/cm², yielding an equivalent cost of $87.5/kW. This cost was benchmarked against published estimates [1,2,3] of ~ $80-$100/kW cost for cell components.

The variation in cell cost over the range of maximum power densities, setting the operation temperature equal to 650 °C, is shown in Figures 4.9 – 4.11. Figure 4.9 models this effect during equipment setup. In this figure, the per-cell cost is shown to substantially increase for all processes as the performance requirements for maximum power density increase. This increase can be attributed to the high yield losses
described in Chapter 3. These high yield losses force additional material and equipment requirements to maintain end of line production volume. The small increases in cell cost as power density increases are due to additional material requirements and additional requirements for relatively low cost equipment, such as additional tape casting equipment or screen printing equipment. The large step function increases in per-cell cost are due to additional high cost equipment requirements, such as sputtering equipment or sintering ovens.

Figures 4.10 and 4.11 show the variation in cell cost during process optimization and process maturity. The previous trend of greater cell costs as power density performance requirements increase continues to be seen in the tape casting and screen printing processes. However, the power density at which step function increases in cost occur migrates to high power densities as the process matures, due the increase in process capability as processes mature.

During process optimization and process maturity, Figure 4.10 and 4.11, the sputtering process actually shows a decrease in cost. This decrease is due to the high thin film process capability for the sputtering process. The yield loss for this process reduces to a point where material costs drive the per-cell costs. The thinner electrolyte and anode layers at higher maximum power densities results in lower per-cell costs.

Figures 4.12-4.14 model the variation in per-cell cost as device operation temperature requirements increase, holding the maximum power density at a constant of 1.0 W/cm². In all graphs, the per-cell costs are shown to decrease as operation temperatures are decreased from 900 °C, until a temperature setpoint of ~750 °C for sputtering and screen printing and ~800 °C for tape casting. This decrease is driven by
the decrease in material costs and equipment costs as the electrolyte layer thickness is decreased.

As the operation temperature is further decreased, the per-cell cost is shown to increase significantly due to the decrease process capability at lower film thicknesses decreases, resulting in significant yield loss. As the yield loss increases, additional material and processing equipment are required to maintain production volume. As in the power density graphs, Figures 4.9-4.11, small increases or decreases in per-cell cost are due to shifts in material and relatively low cost equipment requirements. Step function increases in per-cell cost are due to shifts in high-cost equipment requirements.

As the process lifetime migrates from process optimization to process maturity, modeled in Figures 4.13-4.14, the temperature where the transition from decreasing to increasing costs occurs migrates to lower temperature setpoints. This is a function of the increased process capability at lower layer thicknesses as the processes mature. During process optimization and process maturity, sputtering is shown to decrease cost to a constant of ~$7.40 per cell, with no increase in cell cost. This is in sharp contrast to the tape casting process, which is a much less capable process at lower thicknesses as discussed in Chapter 3. Yield impacts continue to force a trend in increased cost at lower operation temperatures. At one point during process optimization at temperatures less than ~675 °C, tape casting even becomes the more costly per-cell process compared to sputtering due to the higher yield loss in the tape casting process.

Figures 4.9-4.14 can also be used to directly compare per-cell costs for multiple processes over process lifetimes. For lower (<1W/cm²) power
devices operating at 650 °C, tape casting and screen printing are shown to be equivalent cost processes at equipment setup and process maturity. During process optimization, screen printing is shown to be a lower cost process. For higher (>1W/cm²), powered devices, screen printing is consistently the lower cost process. The lower cost basis for screen printing continues as the device operating temperature is increased from 650 °C, until ~800 °C, when tape casting and screen printing show an equivalent cost basis.

Additionally, the output sensitivity graphs from this model can be used to optimize performance goals to minimize per-cell costs. For instance, for a cell operating a 1W/cm², per-cell cost for the screen printing process is shown to be a the lowest cost of $6.20/cell when the cell operating temperature is in the range of 750-800 °C. Deviation from the optimized operation temperature range of 750-800 °C increases the costs by as much as $0.01/°C. As the process matures, the optimum operation temperature range decreases to the 650-750 °C. A similar optimized lowest cost is also shown for the sputtering and tape casting processes.
Figure 4.9. At Equipment Setup: Cell per-piece cost vs. Device Maximum Power Density Range, Device Operation temp = 650 oC
Figure 4.10. During Process Optimization: Cell per-piece cost vs. Maximum Power Density range, Device Operation Temperature = 650 oC
Figure 4.11. At Process Maturity: Cell per-piece cost vs. Maximum Power Density Range, Device Operation Temperature = 650 oC.

Figure 4.12. At Equipment Setup: Cell per-piece cost vs. Operation Temperatures, Maximum Power Densities = 1.0 Wcm^2.
Figure 4.13. During Process Optimization: Cell per-piece cost vs Operation Temperature Range, Maximum Power Density $= 1\text{W/cm}^2$. 
Figure 4.14. At Process Maturity: Cell per-piece cost vs. Operation Temperature Range, Maximum Power Density = 1W/cm$^2$. 

Temperature Range, Maximum Power Density = 1W/cm$^2$. 

[Graph showing cell piece cost vs. operation temperature for different methods: tape casting, screen printing, sputtering]
Sources:

CHAPTER 5. SUMMARY OF RESULTS

A multi-process cost model for estimating the per-piece cost of SOFC devices has been developed. This cost model is composed of a device performance model that is able to calculate layer thickness parameters based on device performance requirements and a process yield model used to calculate processing yields for different processes throughout process lifetime.

An integrated device performance and process yield model has been used to compare process yields for three different SOFC manufacturing processes: tape casting, screen printing and sputtering. This analysis was done at three different stages of process maturity: equipment setup, process optimization and process maturity.

The device performance and process yield models have been integrated into a preliminary SOFC cost model to determine processing and process maturity impacts to per-piece cost. Per-cell cost results closely match published cost data of ~$100/kW for the cell components of stationary fuel cells.
CHAPTER 6. RECOMMENDED FUTURE WORK

This thesis present an initial performance and process yield model integrated into a preliminary cost model. Recommended future work would include optimization of all three models:

**Device Performance Model**: Optimization of parameters, investigation into other material specific impacts, such as electrode porosity and precursor quality, develop device reliability model based on analysis of cell and stack lifetimes.

**Process Yield Model**: Optimize A,B parameters for process maturity based on a greater body of experimental data, add additional processes to model

**Cost Model**: Verify accuracy of user input data, incorporate material comparison, optimize fabrication flow, include continuous batch processing.