IEICE Transactions On Electronics
This paper presents the implementation of a novel parallel FFT algorithm on SmartCell, a coarse-grained reconfigurable architecture, which is targeted on data streaming applications. The proposed FFT algorithm achieves balanced workload and memory requirement among the computational units, while maintaining optimized data flow at low configuration and communication cost. The proposed parallel FFT algorithm is then mapped onto the SmartCell prototype device with 64 processing elements. Results show that the parallel FFT implementation on SmartCell is about 14.9 and 2.7 times faster than network-on-chip (NoC) and Morphosys, respectively. The implementation also shows about 3.6 times better energy efficiency when comparing with the pipelined FFT implementations on FPGA.
, Huang, Xinming
(2010). Mapping Parallel FFT Algorithm onto Smartcell Coarse-Grained Reconfigurable Architecture. IEICE Transactions On Electronics(3), 407-415.
Retrieved from: https://digitalcommons.wpi.edu/electricalcomputerengineering-pubs/20
First Page Number
Last Page Number
© 2010, IEICE - Institute of Electronics, Information and Comunication Engineers. Available on publisher's site at http://dx.doi.org/10.1109/ASAP.2009.33.