Faculty Advisor

Professor Stephen J. Bitar

Faculty Advisor

Professor Donald R. Brown

Faculty Advisor

Professor John A. McNeill

Abstract

"Previous implementations of digital background calibration for cyclic ADCs have required linear amplifier behavior in the gain stage for accurate correction. Correction is digital decoding of ADC outputs to determine the original ADC input. Permitting nonlinearity in the gain stage of the ADC allows for less demanding amplifier design requirements, reducing power and size. However this requires a method of determining the value of this variable gain during digital correction. Look up tables (LUTs,) are an effective and efficient method of compensating for analog circuit imperfections. The LUT correction and calibration method discussed in this work has been simulated using Cadence integrated circuit simulation ADC specifications and MATLAB."

Publisher

Worcester Polytechnic Institute

Degree Name

MS

Department

Electrical & Computer Engineering

Project Type

Thesis

Date Accepted

2009-09-02

Accessibility

Unrestricted

Subjects

Amplifier Nonlinearity, Split Calibration, Cyclic ADC, ADC

Share

COinS