Ciaraldi, Michael J.
The primary goal of this project is to identify the fiberflow paradigm of processor organization as a new model for the design of high performance CPUs. The fiberflow model incorporates a number of concepts aimed at maximizing the average instruction throughput rate achievable by the processor, such as on-chip multithreading and data access/execution decoupling. To test the suitability of this approach a prototype fiberflow architecture was defined and simulated.
Worcester Polytechnic Institute
Major Qualifying Project
Access to this report is limited to members of the WPI community. Please contact a project advisor or their department to request access
Restricted-WPI community only